# Pranesh Santikellur

## PERSONAL INFORMATION

PHONE:	(91) 9886949575
WEB PAGE:	https://praneshss.github.io/profile
GOOGLE SCHOLAR:	https://bit.ly/2LXiOu2
LINKEDIN:	https://www.linkedin.com/in/praneshss
E-MAIL:	pranesh.santikellur@gmail.com, pranesh.sklr@iitkgp.ac.in

## Profile

Currently, I am working as Senior Embedded Security Researcher at Technology Innovation Institute, Abu Dhabi, UAE. Prior to this, I pursued a Doctor of Philosophy (Ph.D.) at the Department of Computer Science, Indian Institute of Technology, Kharagpur under the supervision of Professor Rajat Subhra Chakraborty. My dissertation focuses on the design and analysis of machine learning-based model building attacks on physically unclonable functions. I'm yet to defend my PhD. Prior to joining IIT Kharagpur to pursue my PhD, I worked as an embedded Linux developer at Bengaluru, India for nearly 6 years.

## **EDUCATION**

July 2017 - Dec 2021	Ph.D. Research Scholar, Department of Computer Science and Engi- neering, Indian Institute of Technology Kharagpur
August 2006 - May 2010	Bachelor of Engineering, Department of Computer Science , SDM Col- lege of Engineering and Technology, Dharwad Percentage : 73.76
July 2004 - March 2006	Higher Secondary (+2), Karnataka State Board Percentage : 83.6
July 2003 - March 2004	Class X, Karnataka State Board Percentage : 86.88

## WORK EXPERIENCE

JAN 2022 - PRESENT Senior Embedded Security Researcher At Technology Innovation Institute(TII), My role included understanding and evaluating the Trusted Execution Environment landscape as part of the decision-making process of whether to develop or include existing TEEs as part of our product. In addition to an extensive review of existing literature on Intel SGX, I implemented SGX based applications and replicated page-fault and interrupt based attacks on Intel SGX. Furthermore, I have proposed two potential ideas which I am currently pursuing:

	<ul> <li>An Evaluation of Machine Learning based Model-Stealing Attacks on Intel SGX.</li> <li>Malware Detection in a Trusted Execution Environment.</li> </ul>
SEP 2016 - Apr 2020	Senior Research Fellow (SRF). I was part of a research project sponsored by Intel USA, entitled "Veri- fication Challenges in Compression and Cryptographic Stacks in Quick- Assist Technology" and worked under the guidance of Dr. Rajat Subhra Chakraborty. This included analysis of data compression efficiency on QAT hardware.
DEC 2012 - SEP 2016	<ul> <li>Firmware Engineer</li> <li>I was part of firmware design team at Horner Engineering Automation Group, Bengaluru, India. My responsibilities were:</li> <li>Ported the PLC product code-base from Linux Target Image Builder (LTIB) to Yocto for the new product.</li> <li>Developed the touch driver and implemented 3-point calibration rule to it.</li> <li>Involved in board bringing up of PLC products with embedded Linux OS.</li> </ul>
SEP 2010 - DEC 2012	<ul> <li>Design Engineer</li> <li>I was part of embedded software team at Processor Systems Pvt Ltd, Bengaluru, India. The project was to build the control card for medi- cal application. The tool used for the project were Nios-II Embedded processor. My responsibilities were</li> <li>Build the interactive terminal between soft-core MCU unit present inside Nios-II and computer through serial communica- tion. This was also mainly used to download the firmware to flash.</li> </ul>
PUBLICATIONS	
Воок	<b>P. Santikellur</b> and R. S. Chakraborty, "Deep Learning for Computational Problems in Hardware Security: Modeling Attacks on Strong Physically Unclonable Function Circuits", Springer (forthcoming)

JOURNAL PAPERS	<b>P. Santikellur</b> and R.S Chakraborty, "Intrinsic Dimension: A Deep Learning Assisted Empirical Metric to Estimate the Robustness of Physically Unclonable Functions to Modeling Attacks", minor revision version submitted to <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> .
	S. Chattaopadhyay, <b>P. Santikellur</b> , R. S. Chakraborty, J. Mathew and M. Ottavi, "A Conditionally Chaotic Physically Unclonable Function Design Framework with High Reliability", in <i>ACM Transactions on Design Automation of Electronic Systems</i> , 26, 6, Article 41 (November 2021), pp. 1-24.DOI:https://doi.org/10.1145/3460004
	<b>P. Santikellur</b> and R. S. Chakraborty, "A Computationally Efficient Tensor Regression Network based Modeling Attack on XOR Arbiter PUF and its Variants" in <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.</i> , vol. 40, no. 6, pp. 1197-1206, June 2021, doi: 10.1109/TCAD.2020.3032624.
	V. Govindan, R. S. Chakraborty, <b>P. Santikellur</b> ., A.K Chaudhary, "A Hardware Trojan Attack on FPGA based Cryptographic Key Genera- tion: Impact and Detection", <i>Journal of Hardware and Systems Security</i> (Springer), vol. 2, no. 3, pp. 225-239, Sep. 2018.
Book Chapter Conference Papers	<ul> <li>P. Santikellur, R. S. Chakraborty, and J. Mathew, "Hardware Security in the Context of Internet of Things: Challenges and Opportunities." <i>Internet of Things and Secure Smart Environments: Successes and Pitfalls</i>, 2020, p.64.</li> <li>P. Santikellur, R. S. Chakraborty, S. Bhunia, (2022). Hardware IP Protec- tion Using Register Transfer Level Locking and Obfuscation of Control and Data Flow. In: Katkoori, S., Islam, S.A. (eds) Behavioral Synthesis for Hardware Security. Springer, Cham. https://doi.org/10.1007/978-3- 030-78841-44</li> </ul>
	<b>P. Santikellur</b> , R. Mukherjee, and R. S. Chakraborty. "APUF-BNN: An Automated Framework for Efficient Combinational Logic Based Implementation of Arbiter PUF through Binarized Neural Network". In <i>Proceedings of the 2021 on Great Lakes Symposium on VLSI (GLSVLSI '21)</i> . Association for Computing Machinery, New York, NY, USA, 89–94. (Best Paper Nominated)
	<b>P. Santikellur</b> , Lakshya, S. R. Prakash and R. S. Chakraborty, "A Compu- tationally Efficient Tensor Regression Network based Modeling Attack on XOR Arbiter PUF", <i>IEEE Asian Hardware Oriented Security and Trust</i> <i>Symposium (AsianHOST)</i> , 2019, pp. 1-6.
	V. S. Balijabudda, D. Thapar, <b>P. Santikellur</b> , R. S. Chakraborty and I. Chakrabarti, "Design of a Chaotic Oscillator based Model Building At- tack Resistant Arbiter PUF", <i>IEEE Asian Hardware Oriented Security and Trust Symposium (AsianHOST)</i> , 2019, pp. 1-6.

	U. Chatterjee, <b>P. Santikellur</b> , R. Sadhukhan, V. Govindan, D. Mukhopad- hyay and R. S. Chakraborty, "United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs (poster with 2 page short- paper)", Late Breaking Results (LBR) track of <i>IEEE/ACM Design Automa-</i> <i>tion Conference (DAC)</i> , Las Vegas, Nevada, USA, 2019.
	<b>P. Santikellur</b> , R. Mukherjee, and R. S. Chakraborty: Logic Synthesis of Arbiter PUF using Binarized Neural Networks (poster)", <i>International</i> <i>Conference on Security, Privacy and Applied Cryptographic Engineering</i> (SPACE), Gandhinagar, India, 2019.
Student	
Project	<b>P. Santikellur</b> , T. Haque, M. Al-Zewairi and R. S. Chakraborty, "Opti- mized Multi-Layer Hierarchical Network Intrusion Detection System with Genetic Algorithms," <i>IEEE International Conference on new Trends</i> <i>in Computing Sciences (ICTCS)</i> , Amman, Jordan, 2019.

#### **ACHIEVEMENTS**

- Intel AI Student Ambassador from IIT Kharagpur, India.
- Intel's one of the first Certified Instructors for oneAPI and DPC++ Essentials.
- Secured Second Prize in CSAW'17 Embedded Security Challenge held at IIT Kanpur, 2017.

#### **INVITED TALKS**

- Invited for webinar at "cadforassurance.org" for the topic on our tool "Deep Feed Forward Neural Network Based PUF Attack Tool".
- Invited for talk at IIEST, Shibpur on for the topic "Recent Advances in Machine Learning based Modeling Attacks on PUF".
- Invited for talk at IEEE TENCON 2019 for the topic "Physically Unclonable Functions: Design, Applications, Threats".

## **TEACHING ASSISTANCE**

- Machine learning (CS60050)
- MIPS assembly language (CS39001, CS31007)
- Programming and Data Structures Laboratory (CS11001)

#### TECHNICAL SKILL

- LANGUAGES: C, C++, MATLAB, PYTHON, VERILOG
- ML FRAMEWORKS: TENSORFLOW(+KERAS), H2O, SCIKIT-LEARN
- TOOLS: LTIB, YOCTO, GDB, QTSPIM

#### **PROFESSIONAL ACTIVITIES**

- Co-Chair of ISQED 2021 (Session Title: Application of AI/ML in Hardware Security)
- A member of TCHES 2021 artifact review committee.
- External Reviewer: TCHES, IEEE TCAD, IEEE TCAS, ACM CSUR, DSD, GLSVLSI, VDAT, Sadhana

## REFERENCES

- Prof. Rajat Subhra Chakraborty Associate Professor, Dept of Computer Science and Engg, IIT Kharagpur, India. Email: rschakraborty@cse.iitkgp.ac.in
- Varsha Chakraborty Operations Head, Horner Engineering India, Bengaluru, India. Email: varsha.chakraborty@india.horner-apg.com